The Aeonic™ product portfolio cuts power consumption and streamlines timing closure via an Intelligent Clock Network™

​

The clock is the pulse of silicon design, and one of the most complex networks in a SoC, influencing every aspect of the system from timing closure to peak power demand, and from chip architecture to layout. Designs of all sizes and technology nodes experience SoC-level clock distribution challenges that lead to compromises in tapeout schedules and power efficiency.

The platform generates and delivers an application-optimized intelligent clock network through the Aeonic Generate™ and Aeonic Connect™ product families. It uses a dynamically compensating clock network to lower power consumption and simplify timing closure. The platform is in use by an array of applications ranging from ultra-low power edge AI devices to performance-centric cloud datacenter compute and AI offerings.